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 Component design for a proposed 60 GHz short-range low-power high-data-rate 
On-Off Keying receiver in a 90 nm CMOS process is presented.  The advances in 
RFCMOS and the commercial need for high data-rate wireless links are discussed as the 
enabling technology and motivation for research into the development of 60 GHz CMOS 
radios for wireless personal area networks. 
 System level calculations are presented validating the feasibility of the proposed 
receiver topology for its target application.  The design and simulation results of a 60 
GHz low noise amplifier, 60 GHz direct-conversion demodulator (which has generated 
an invention disclosure), and a baseband amplifier are discussed in detail.  Also presented 
is a discussion of device modeling techniques for millimeter-wave designs.  Measured 










Up until the mid-1990s the wireless market was dominated by designs either in 
III-V semiconductor processes like Gallium Arsenide (GaAs) or silicon bipolar 
technologies [1] [2].  Before that time, the high transit frequencies (fT) required at 
transceiver front ends were not achievable in Complementary Metal-Oxide 
Semiconductor (CMOS) processes.  CMOS however was and continues to be the clear 
choice for implementing digital circuits and is the lowest cost high-volume 
semiconductor fabrication technology available.  Driven by the prospects of lower cost 
designs through increased integration of analog and digital content on the same chip and 
the replacement of expensive GaAs front end circuitry with cheap CMOS 
implementations, the development of RFCMOS received a great deal of attention.  
Shown in Fig. 1 are typical transit frequencies for CMOS and Silicon Germanium (SiGe) 
processes at different technology nodes.  Of interest for this work is the 90 nm CMOS 
node with an fT greater than 140 GHz.  This technology enables systems operating around 




Fig. 1. Transit frequencies for CMOS and SiGe for different process nodes 
 
1.2 Background 
In recent years there has been a growing interest in exploiting the frequency band 
surrounding 60 GHz for short-range high-data-rate wireless communications [3].  The 
particular motivation is the high attenuation (10-15 dB/km) caused by atmospheric 
oxygen for a band approximately 8 GHz wide around 60 GHz [4].  Although this 
characteristic prohibits long distance communication, it enables frequency re-use over 
quite small distances [5].  These “piconets” have radii on the order of meters and are 
standardized by the IEEE 802.15 Working Group for Wireless Personal Area Networks 
(WPAN). 
In the United States, the Federal Communications Commission (FCC) has 
assigned the 59-64 GHz frequency band for general unlicensed usage.  In Japan, the band 
from 59-66 GHz is regulated for high-speed data communication.  In Europe, the 62-63 
GHz and 65-66 GHz bands have been provisionally allocated for mobile broadband 
systems and the 59-62 GHz band is allocated for Wireless Local Area Networks 
(WLANs) [4]. 
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 As seen in Fig. 2, the storage capability of hard drives and other data storage 
devices is increasing exponentially and will soon move to the order of terabytes.  As this 
trend continues there will be a need for devices facilitating fast data transfer between 
these devices.  The recent spectral allocation around 60 GHz for high-data-rate 
communications coupled with the recent advances in CMOS processes enabling designs 
at these frequencies point to fully CMOS systems being a low-cost and commercially 
viable solution to this challenge. 
 
 
Fig. 2. The expected storage capacity of hard drives 
 
1.3 Statement of Opportunity 
There exists the potential for a complete CMOS solution to meet the need for 
high-data-rate short-range data transfer.  The goal of this research is to further the 
development of fully integrated low-power CMOS transceivers supporting data rates on 
the order of gigabits per second (Gbps).  This thesis presents the design of components to 
support a proposed fully integrated 60 GHz CMOS receiver supporting data rates greater 
than 1.7 Gbps. 
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1.4 Paper Organization 
 In Chapter 2, a system level overview and analysis is presented for the proposed 
60 GHz receiver performing On-Off Keying (OOK) demodulation.  First, a discussion 
analyzing the choice of receiver architecture is presented that assesses the unique 
opportunities and challenges of the proposed topology.  Then, a brief overview of the 
receiver building blocks is presented. Chapter 3 discusses the required device modeling 
for millimeter-wave designs.  Chapter 4 presents the transistor level design and 
performance of a 60 GHz Low Noise Amplifier.  Chapter 5 discusses the design of a 60 
GHz direct-conversion demodulator.  Chapter 6 presents the design of a low-power 
baseband amplifier suitable for multi-gigabit per second baseband data amplification and 
discusses an Analog to Digital Converter (ADC) and a Clock and Data Recovery (CDR) 
circuit from a system level perspective.  Chapter 7 concludes the thesis by summarizing 








2.1 Receiver Architecture Selection 
 The two fundamental classes of receiver front end architectures are super-
heterodyne and direct-conversion.  Seen in Fig. 3 is a simple block diagram of a super-
heterodyne receiver.   
 
 
Fig. 3.  Super-heterodyne receiver diagram 
 
In this topology the incoming RF signal is first downconverted to an Intermediate 
Frequency (IF) which is the difference between the RF and Local Oscillator (LO) 





However, as a result of the trigonometric multiplication, a signal residing at the sum of 




This signal will need to be removed either by explicit filtering or from the bandpass 
nature of the following stage.  Additionally, the image frequency (ωIM) must be rejected 
before the first downconversion.  This may require filtering between the antenna and the 




 One advantage of a super-heterodyne receiver is that the IF can be chosen so that 
it is above the flicker noise corner of the technology used.  The IF can then be sampled 
and demodulated by a digital signal processor.  This means that more complex 
modulation schemes with higher spectral efficiencies may be used.  Also, since the 
receiver chain is longer, there is less gain required per stage thereby increasing the 
inherent stability and linearity of the chain.  The disadvantage of super-heterodyne 
architectures is an increase in complexity that may result from necessary additional image 
rejection techniques such as a Hartley or Weaver configuration.  Furthermore, analog to 
digital conversion at the IF increases the sampling speed required of the ADC.  Both of 
these approaches will likely lead to increased power consumption. 
 In a direct-conversion receiver, seen in Fig. 4, the LO frequency equals the RF 
frequency resulting in a DC (or zero-frequency) signal and a 2ωRF signal at the mixer 
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output.  This eliminates the need for image frequency rejection because the RF signal of 
interest and the image frequency are the same.  The 2ωRF signal is rejected by a low pass 
filter or simply a low pass response in the baseband. 
  
 
Fig. 4. Direct-conversion receiver diagram 
  
 After downconversion the signal resides at DC.  It is therefore subject to flicker 
noise, which is high in CMOS, however this is less of an issue for gigabit per second data 
rates because flicker noise corners for sub-micron CMOS are typically in vicinity of the 
low megahertz [6].  Reducing the number of active devices in the baseband can avoid 
prohibitive noise degradation.  However, this requires higher gain in the front end which 
may compromise receiver stability and linearity.  Another problem is that the LO signal 
can leak to the mixer input leading to self-mixing and resulting in time-varying DC offset 
in the baseband.  These phenomena can result in poorer performance of direct-conversion 
receivers as compared to super-heterodyne implementations.  However, if acceptable 
performance can still be achieved with a direct-conversion architecture the benefits will 
be reduced complexity and consequently a lower power consumption. 
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 The lower power consumption and complexity motivated this research to pursue a 
direct-conversion architecture receiver.  As mentioned above, the linearity penalty for 
this choice requires that a simple modulation scheme be used.  OOK modulation was 
chosen because it requires a very simple demodulation scheme in the form of an 
amplitude detector.  One option is to perform coherent demodulation whereby the 
incoming waveform is multiplied by locally generated 60 GHz signal.  This would 
require that a 60 GHz LO controlled by a Phase Locked Loop (PLL) drive the 
downconversion mixer.  An LO+PLL is likely to have a power consumption comparable 
to the power requirement of all other receiver elements combined [7].  Alternatively, if a 
power detector could be placed at 60 GHz, then non-coherent demodulation would 
obviate the need for an LO and PLL.  Power detectors at 34 GHz have been demonstrated 
in 180 nm CMOS [8] which points to the possibility of a 60 GHz detector in 90 nm 
CMOS.  The non-coherent demodulation will have poor conversion gain, but will offer 
savings in power consumption and chip area.  It will be shown in sections 2.2 and 2.3 that 
a lower receiver gain is an acceptable tradeoff for reduced power consumption for the 
targeted application of short-range high-data-rate low-power wireless links.  The design 
of a non-coherent demodulator is presented in Chapter 5. 
 
2.2 Receiver Lineup 
Using the motivation of the previous section, components were designed with the 
goal of future integration into the receiver chain shown in Fig. 5.  The distinguishing 
characteristic of this receiver is that it performs non-coherent direct-conversion 
demodulation.  This will save DC power and complexity since no LO or synchronization 
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scheme, typically in the form of a PLL, will be required.  The penalty will be high 
conversion loss in the demodulator.   
The first element in the downconverting chain will be a high gain 60 GHz LNA.  
Since the demodulator will be lossy, a high gain is required from the LNA so that the 
noise penalty for having a lossy element in the front end is minimized.  The 60 GHz 
direct-conversion demodulator will convert the incoming OOK modulated millimeter-
wave signal to an analog baseband signal.   Next, a baseband amplifier will increase the 
signal swing so that it can be successfully captured by the ADC and converted to digital 
data.  Large DC blocking capacitors will be used in the baseband to alleviate the DC 
offset issue caused by direct-conversion.  Finally, the digital data will be processed by a 
clock and data recovery circuit in case the data must be clocked when interfacing with a 
back end processor.   
 
 
Fig. 5. Proposed receiver lineup 
 
The components specifically designed for this thesis are the LNA, demodulator, 
and baseband amplifier.  The ADC and CDR designs and receiver integration are 
discussed from a system level perspective and are left for future work. 
Seen in Table I is the cascaded receiver chain performance for the proposed 
system.  The performances of each block are those achieved for the individual blocks in 
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simulation with realistic loading from the adjacent stages.  The design of the individual 
blocks will be discussed in subsequent chapters of this thesis.  However, it is appropriate 
to provide a system level discussion here so that the boundary conditions and block 
requirements are clear with respect to complete receiver integration.   
In Table I the cascaded noise figure (NF) (4) is found to be 7.8 dB based upon the 
well known Friis Equation (5) where Fx and Gx are the noise factor and gain for an 






Table I. Receiver block performance and cascaded noise figure 
 LNA Demodulator BB Amp. 
Gain (dB) 30 -15.5 21 
Noise Figure (dB) 7.5 21 10 
Cascaded NF (dB) 7.5 7.6 7.8 
 
 
For a Bit Error Rate (BER) of 10-5 for non-coherent OOK modulation, the Energy 
per bit to noise power spectral density ratio (Eb/N0) required is 13.3 dB [9].  Using (6) 
and (7) with a bit rate of 1.728 Gbps and a roll off factor of 0.3235 the required Signal to 







The receiver sensitivity (PRx) is calculated by (8) where 10log(kT) = -174 dBm/Hz 
is the thermal noise power spectral density at the input.  For a noise figure of 7.8 dB, PRx 




For a receiver gain of 35.5 dB this results in a -26.9 dBm signal at the ADC input. In 
order for the ADC to perform reliable conversion, it requires a -16 dBm equivalent output 
from the baseband amplifier.  Using this value and the gain of the preceding stages, the 
PRx is found to be -51.5 dBm.  Therefore the limiting factor in this receiver is gain and 
not SNR. 
 
2.3 Link Budget Analysis 
Using the receiver requirements derived in the last section along with reasonable 
estimates for a 60 GHz transmitter, a link budget can be formulated.  Using (9) the 
Equivalent Isotropic Radiated Power (EIRP) of the transmitter can be calculated, where 
Pout is the transmitter maximum power output, IL is the implementation loss occurring 




 (9)    
 
Output P1-dB values of greater than 6 dBm for 60 GHz CMOS power amplifiers 
have been reported by [10].  Gain values of greater than 7 dBi from compact 60 GHz 
patch antennas have been reported in [11].  Therefore assuming no implementation loss, 
an EIRP of 13 dBm is calculated.  Equation (10) gives the path loss (PL) of the 
transmitted signal for an indoor environment.  The first two terms are the free space loss 
at a reference distance d0 and the path loss exponent n (which is empirically derived and 
is typically between 1.2 and 4.4) at a relative distance d.  As is typical in initial 
theoretical calculations n is taken to be 2, which is equivalent to only using the first term 
where the loss increases by the distance squared.  The third term can be added to account 
for additional loss caused by various obstructions such as furniture and is not used in this 




Knowing the EIRP, Ga,Rx, PRx, PL, and neglecting the small scale fading loss, the 
link margin (M) can be calculated by (11). Shown in Fig. 6 is a plot of the link margin 
versus distance of the proposed receiver.  It is clear that the application will be for high-


























Fig. 6.  Proposed receiver link margin vs. distance 
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3.1 Transistor Modeling 
 Design kits to be used with Cadence take into account the intrinsic parasitic 
resistances and capacitances found in parameterized transistor cells.  This, however, does 
not account for extrinsic parasitic elements arising from circuit layout interconnects.  
Several parasitic resistance and capacitance extraction tools such as Calibre are supported 
by the Cadence platform and are useful in predicting bandwidth degradation, etc. post-
layout.  At millimeter-wave frequencies, however, parasitic inductances need to be taken 
into account.  As with any front-end design, it is necessary to begin with accurate device 
impedance information to develop matching networks.  Therefore modeling based on 
measurement is superimposed upon device models inherent to the schematic circuit 
elements of the design kit.  Shown in Fig. 7 is a cascode structure used for the design of 
60 GHz circuits with parasitic elements included.  Figs. 8-10 show the measured device 




Fig. 7. A cascode structure shown with parasitic elements included for modeling.   
Component values are on the order of femtofarads, picohenries, and tens of ohms. 
 
 
Fig. 8.  Cascode measured vs. modeled S11 from 35 GHz to 65 GHz  
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Fig. 9. Cascode measured vs. modeled S22 from 35 GHz to 65 GHz 
 
 
Fig. 10. Cascode measured vs. modeled |S21| from 35 GHz to 65 GHz 
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With accurately modeled input and output impedances, this cascode device can 
now be used with confidence in a millimeter-wave circuit design. 
 
3.2 Transmission Line Modeling 
 Also of critical importance to a millimeter-wave design is the transmission line 
modeling.  The transmission lines are microstrip implementations using a thick metal 
seven signal line and a metal one ground plane.  A microstrip implementation was chosen 
over co-planar waveguide transmission line because it exhibited less loss.  Using 
measured results of 600 μm and 1000 μm microstrip transmission lines, substrate and 
transmission line models were developed for use in ADS and Cadence environments.  
Both software packages provide schematic elements where quantities such as dielectric 
constant, loss tangent, substrate geometry, etc. can be specified to effectively model 
distributed elements.  Shown in Figs. 11-14 are the measured versus modeled S11 and S21 




Fig. 11. Measured vs. modeled S11 for a 600 μm microstrip transmission line 
 
 
Fig. 12. Measured vs. modeled S11 for a 1000 μm microstrip transmission line 
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Fig. 14. Measured vs. modeled S21 for a 1000 μm microstrip transmission line 
20 
CHAPTER 4      
60 GHz LOW NOISE AMPLIFIER 
 
 
4.1 Circuit Design 
 The proposed receiver requires a high gain LNA as the first element in the 
downconversion chain.  Seen in Fig 15 is the schematic diagram of the designed LNA.  
The topology is four stages, each stage using a cascode device.  Cascode devices were 
used to achieve a high gain per stage while maintaining a stable design.  Cascodes have a 
higher noise figure than common-source devices, however, this system is limited by gain, 
not by noise figure.  Conjugate to 50 Ω matching was used at the input and output of each 
stage.  Short circuit stub matching networks were used so that the gate and drain biases 
could be brought via the stubs of the input and output matching networks, respectively, of 
each stage. 
Conjugate matching was chosen instead of noise matching because at millimeter-
wave frequencies, noise matching provides minimal improvement over a conjugate match 
but a sizable gain penalty.  The approach to minimize noise was to choose a device size 
such that the optimum noise matching and power matching impedances were close to 
each other and to operate the devices at a current density of 0.2 mA/μm which is optimal 
in terms of noise performance and maximum frequency of oscillation (fMAX) [10].  In 
addition, reducing the DC power consumption also determines the choice of the transistor 
size. RC networks at the sub ends provide protection against low frequency oscillation. 
21 
 
Fig. 15.  60 GHz LNA schematic 
 
4.2 Simulation Results 
 Seen in Figs. 16-19 are the simulated s-parameters of the LNA.  An input return 
loss greater than 12 dB was achieved from 57 GHz to 64 GHz, covering the entire 
unlicensed 60 GHz band in the United States.  An output return loss greater than 8 dB 
was achieved for the same band.  Simulated |S21| is approximately 33 dB at 60 GHz, 
leaving margin for post-fabrication degradation while still meeting block specifications.  












Fig. 18. Simulated |S21| for the 60 GHz LNA 
 
 
Fig. 19. Simulated |S12| for the 60 GHz LNA 
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CHAPTER 5      
60 GHz LOW-POWER DEMODULATOR  
 
 
5.1 Circuit Design 
A single demodulator circuit was designed to extract baseband data from a 60 
GHz carrier modulated by OOK.  As a consequence of the design, the circuit can also 
demodulate Differential Binary Phase Shift Keying (DBPSK) and Frequency Shift 
Keying (FSK) signals.  The circuit was based upon the well known dual gate mixer 
structure, seen in Fig. 20.  A discussion of basic mixer theory follows. 
 
 
Fig. 20. Dual gate mixer 
  
In the circuit of Fig. 20 the input signals to the LO and RF ports are multiplied 




where φ denotes the phase difference between the RF and LO signals.  Expanding the 




Since this is will be a downconversion mixer, the high frequency term is filtered out.  




Therefore a DC output signal is produced which is proportional to the RF input amplitude 
multiplied by the LO input amplitude and the phase difference between the RF an LO 
signals.  Both of these properties were utilized when designing the demodulator.  The 





1 Invention Disclosure:  E. Juntunen, S. Pinel, D. Yeh, S. Sarkar, and J. Laskar, “Low Power Multi-Gigabit Millimeter Wave 




For this detector, instead of mixing the RF signal with an LO signal, it will be 
mixed with itself to enable direct-conversion demodulation.  As is seen in Fig. 21, 
distributed elements have been added to the circuit of Fig. 20; an input matching network, 
a λ/2 series transmission line at the LO port and a λ/4 open-circuit stub at the output, 
where λ is the guided wavelength of the 60 GHz carrier in the microstrip transmission 
line.  The open-circuit stub is a short at 60 GHz to suppress the RF signal at the output.  
The λ/2 line serves a three-fold purpose.  It serves as a half-wavelength resonator, 
boosting the amplitude of the LO signal [12].  Second, the line is a phase shifter between 
the RF and LO ports, which is used to enable FSK demodulation.  Third, it imposes a 
180° phase shift between the RF and LO ports (taking into account the loading effect of 
the transistors) which reduces LO feedthrough to the output by producing destructively 
interfering current signals at 60 GHz to the output. 
 
 
Fig 21. Schematic of the 60 GHz demodulator1 
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 The primary mode of the demodulator will be in an OOK receiver, in which case 
its amplitude detection capability from (14) will be utilized.  In the case of a frequency 
modulated signal, the λ/2 line functions as a frequency dependent phase shifter and 
enables the demodulation of FSK type modulation schemes.  Additionally, the detector 
can perform edge detection on a DBPSK signal by exploiting non-idealities in the 
modulated waveform.  As seen in Fig. 22, BPSK waveforms exhibit a non constant 
envelope, with a dip in amplitude during a phase transition corresponding to a bit edge. 
 
 
Fig. 22. BPSK waveform showing the amplitude distortion from phase changes 
 
Since the primary function of the demodulator is amplitude detection, these bit 
edges can be captured.  Because only edges are detected, and not the actual bits, the 
digital data must be differentially encoded, whereby the information is stored in the bit 
28 
transitions.  In this fashion the detector, when used with a differential decoder, can 
demodulate DBPSK.  
 
5.2 Simulation 
 Seen in Fig. 23 is a simulation result showing the detector input and output for a 
61 GHz carrier modulated by 1.728 Gbps OOK data.  The signal power at the detector 
input is -22 dBm, or 50 mV pk-pk on a 50 Ω system.  The output swing is 8.4 mV pk-pk 
indicating a 15.5 dB conversion loss.  Seen on the high bits is the 61 GHz feedthrough, 
which will be removed by the low pass nature of the subsequent receiver stages.  Figs. 24 
and 25 show the detector conversion gain with respect to input frequency and power, 
respectively.  The results shown in Fig. 25 are consistent with the prediction of  (17).  Fig. 
26 shows the output frequency response of the detector.  It indicates a 3 dB Bandwidth of 




Fig. 23. Simulation result showing the detector input and output for a -22 dBm  
61 GHz carrier modulated by 1.728 Gbps OOK data. 
 
 
Fig. 24. Detector conversion gain vs. input frequency for a -22 dBm input signal 
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Fig. 25. Detector conversion gain vs. input power for a 61 GHz carrier 
 
 







 Full-wave electromagnetic simulations were performed using Momentum on all 
transmission lines in the design.  Shown in Fig. 27 is the Momentum setup for the 
detector input matching and phase shift networks.  From these simulations, s-parameter 
blocks were generated and used in conjunction with Agilent Advanced Design System 
(ADS) and Cadence schematic setups. 
 
 
Fig. 27.  Momentum simulation setup for millimeter wave lines 
 
5.3 Fabrication and Measurement Results 
Seen in Fig. 28 is the detector fabricated with an output buffer included.  The 




Fig. 28. Chip microphotograph of the fabricated detector  
 
Seen in Fig. 29 is the measured |S11|.  A 10 dB match is achieved from 57 GHz to 
greater than 65 GHz.  At the time of these measurements, a 60 GHz modulated source 




Fig. 29. Measured |S11| of the detector 
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CHAPTER 6      
BASEBAND AMPLIFIER, ADC, and CDR  
 
 
6.1 Baseband Amplifier Circuit Design 
Once the input signal has been demodulated, it is a train of analog pulses 
representing binary data.  This waveform requires amplification before it can be digitized.  
Shown in Fig. 30 is an amplifier designed to serve this purpose.  A large gain is required 
and a low supply voltage is desired from a power consumption perspective, therefore a 
multi-stage configuration is used.  Since this circuit operates at baseband (below ~3 GHz) 
any interstage AC coupling capacitors will have to be large in area as the modulation 
scheme is not totally DC-free, and are avoided because parasitic capacitance to ground 
causes prohibitive bandwidth loss.  Therefore since DC coupling will be used, differential 
architecture is used to mitigate DC offset issues.   
 
 
Fig. 30. Baseband amplifier schematic 
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The first stage of the amplifier is a single to differential ended converter 
implemented by AC grounding one input terminal of a differential amplifier.  The PMOS 
load is biased through resistors at the output which provide common mode feedback to 
the output bias and can be adjusted to tune gain versus bandwidth.  The second stage is a 
differential to single ended circuit with a PMOS current-mirror load and a parallel RC 
gain peaking network at the source of the input devices.  Half circuit analysis using the 
circuit of Fig. 31 shows that the RC network creates a zero in the effective 
transconductance of the second stage [13].  This creates a peaking effect in the second 
stage which can be tuned to extend the bandwidth of the amplifier. 
 
 







The final stage is a buffer required to drive the large capacitor at the output which 
has a large parasitic capacitance to ground and therefore presents a low impedance. 
 
6.2 Simulation Results 
 The nominal simulated voltage gain of the amplifier is 21.8 dB with a 2.1 GHz 3-
dB bandwidth.  It consumes 7.9 mA of current from a 1 V supply.  Figs. 32 and 33 show 
the amplifier performance over process and temperature variation, respectively.  Table II 
Summarizes these results. 
 
 
Fig. 32. Baseband amplifier AC response over process variation 
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Fig. 33. Baseband amplifier AC response over temperature variation 
 
Table II. Baseband amplifier performance summary over process and temperature 
 Gain (dB) BW (GHz) DC Power (mW) 
Typical, 27°C 21.8 2.2 7.9 
FF 20.1 2.8 8.8 
FS 20.7 2.1 7.4 
SF 21.3 2.7 8.4 
SS 23.2 1.6 7.1 
0 °C 22.3 2.1 7.5 
70 °C 20.9 2.2 8.7 
 
 
6.3 Analog to Digital Conversion 
At this point in the receiver chain, the signal could be described as “analog bits.”  
The waveform at the output of the baseband amplifier is composed of a train of analog 
pulses representing binary data.  Therefore an ADC is required so that the recovered data 
can be processed in the digital domain. 
 The input to the ADC is a non-periodic analog waveform of pulses representing 
binary data.  Therefore for any long stream of “ones” or “zeros,” the envelope of the 
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analog waveform will drift.  This effect is observed in Fig. 34 where the ADC is fed with 
a Pseudo Random Bit Sequence (PRBS).  For small amplitude inputs this envelope 
movement can become relatively appreciable in magnitude.  The ADC requires a certain 
swing above or below its trip point to be able to successfully capture a bit.  If, for 
example, the top side of the envelope drifts below this threshold the analog to digital 
conversion will be unsuccessful.  Based upon estimates of the sparsity of ones or zeros 
resulting from random input data at a given rate, the minimum amplitude for safe 
conversion can be determined.  For this circuit at 800 Mbps, that amplitude is 100 mV 





Fig. 34.  Envelope movement at the ADC input 
 
This envelope movement in the analog domain manifests itself as jitter in the 
digital domain.  Seen in Figs. 35 and 36 are eye diagram plots at the ADC input and 
output.  A large portion of this jitter should be able to be removed by a CDR circuit, 








Fig. 36. Eye diagram at the ADC output for a 1.728 Gbps PRBS signal 
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6.4 Clock and Data Recovery 
 The purpose of a CDR circuit is to generate a clock with period equal to the data 
rate of a stream of unclocked digital data.  Typically, the input data is then sampled or 
“re-clocked” so that both clock and data signals are “recovered.”  This reclocking can be 
used to reduce the jitter of a noisy input signal.  The data signal and associated clock can 
now be used to drive a Digital Signal Processor (DSP) in the back end.  Shown in Fig. 37 
is a simple block diagram of a CDR circuit. 
 
 
Fig. 37.  CDR circuit block diagram 
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Components for a proposed multi-gigabit 60 GHz receiver in 90 nm CMOS have 
been demonstrated in this thesis.  System level analysis based upon the results of 
individually designed components has verified the feasibility of such a system.  A 60 
GHz low noise amplifier, 60 GHz direct-conversion demodulator, and baseband amplifier 
have been designed using the STMicroelectronics 90 nm RFCMOS design kit. 
 
7.2 Suggestions for Future Work 
 The natural extension of this work is the full integration of all receiver 
components discussed in this thesis into a complete system [14] [15].  In this regard there 
is work beyond the scope of this paper to be performed in millimeter wave antenna 
design, chip packaging, and physical layer interfacing with the higher levels of the 
communications protocol stack.  In addition, there are improvements to the designs of the 
individual blocks that would benefit the system as a whole, the first being an increase in 
the overall gain of the receiver.  As seen in Chapter 2, the receiver sensitivity is not 
limited from a SNR perspective but from a gain perspective.  At present the sensitivity of 
the receiver results in an SNR which is 11.2 dB greater than required for 1.728 Gbps 
OOK modulation at a BER of 10-15.  This means if the receiver gain were improved, the 
maximum transmission distance could be nearly quadrupled.  The most obvious place for 
42 
this gain improvement is the detector, which is lossy.  Alternative topologies and 
improved device layouts are the first place to look for these improvements.  Also, a lower 
power receiver may be possible by designing a 1 V LNA with four or five stages using 
improved transistor layouts [16]. 
 An extension of the dynamic range of the receiver that would come from 
increasing its gain also increases the attractiveness of gain control.  If at higher input 
powers, receiver gain and simultaneously power consumption could be reduced it would 
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